By Matthew Hogan, Mentor Graphics The increasing use of SoC designs turns efficient IC design and validation into a team…
By Valeriy Sukharev, Jun-Ho Choy, Armen Kteyan and Henrik Hovsepyan, Mentor Graphics Optimizing power usage for mobile devices at advanced…
By David Abercrombie, Mentor Graphics Automated DP coloring solutions minimize DP errors. But when is the best time and how…
By Karen Chow, Mentor Graphics Signal integrity analysis at advanced nodes requires new and enhanced parasitic extraction techniques
By David Abercrombie, Mentor Graphics Shhhh…David Abercrombie’s revealing the secrets of successful DP debugging!
By Sierene Aymen and Hartmut Marquardt, Mentor Graphics Eliminating manual work during power intent verification of analog IPs reduces susceptibility…
By Michael White, Mentor Graphics Will fan-out wafer-level packaging be the impetus that pushes 3D-IC into mainstream acceptance?
By Dina Medhat, Mentor Graphics Automated voltage propagation with Calibre PERC makes it easier to comply with voltage-aware DRC spacing…
By David Abercrombie, Mentor Graphics Triple and quadruple patterning can baffle even the most experienced designers. David Abercrombie has some…
