Product: Tessent

Filter by:
Siemens 3D IC heterogeneous semiconductor packaging workflows catapult design teams into the future of IC design today.

Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging

January 11, 2024

Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging.

By John McMillan
4 MIN READ
2.5D and 3D IC design testing challenges

Shifting left for earlier testing in 2.5D and3D IC design

March 2, 2023

In our last 3D IC blog, we talked about the impact of 3D IC on device reliability. In today’s blog,…

By Heather George
18 MIN READ
3D IC and the system-technology co-optimization (STCO) approach

3D IC and the system-technology co-optimization (STCO) approach

August 3, 2022

Semiconductor engineers aim to deliver best-in-class devices despite technology scaling and cost limitations of monolithic integrated circuit (IC) design. To…

By anthonymastroianni
2 MIN READ